

DYNAMIC CONTROL OF SWITCHING REFERENCE VOLTAGE

FIELD OF THE INVENTION

[0001] This invention relates generally to electronic circuits and more particularly to methods and circuits for receiving digital electronic signals.

BACKGROUND OF THE INVENTION

[0002] Digital electronic signals are used to communicate digital information. This communication may be from one device to another, one integrated circuit (or chip) to another, or within an integrated circuit itself. In many of these applications, the difference between the a voltage level that denotes a "high" (or logical "1") and the voltage level that denotes a "low" (or logical "0") has been getting smaller. Designers have chosen these smaller differentials for reasons that include: lower power supply voltages, increasing switching speed, lowering power consumption, and the use of standard bus interfaces that have defined smaller voltage differentials.

[0003] Unfortunately, these smaller voltage differentials are harder to detect, especially in the presence of noise or other non-idealities on the signal. Accordingly, there is a need in the art for improvements that help with the detection and reception of digital signals having small voltage differentials between logical levels.

Figure 1. Schematic representation of the experimental design. The subjects were divided into two groups: the control group (CG) and the experimental group (EG). The CG was divided into two subgroups: the control group (CG) and the control group (CG). The EG was divided into two subgroups: the experimental group (EG) and the experimental group (EG). The subjects were divided into two groups: the control group (CG) and the experimental group (EG). The CG was divided into two subgroups: the control group (CG) and the control group (CG). The EG was divided into two subgroups: the experimental group (EG) and the experimental group (EG).

SUB B1

after a high-to-low transition, the transition in step 204 would be a low-to-high transition. After this transition, flow proceeds to step 206. In a step 206, the reference voltage is ramped-up from its present voltage to a higher voltage. Flow then proceeds to step 214.

[0013] In a step 214, the system waits for a transition. Since it was determined in step 202 that the current state of the input signal was at a high voltage, or because low to step 214 came from step 206 just after a low-to-high transition, the transition in step 214 would be a high-to-low transition. After this transition, flow proceeds to step 216. In a step 216, the reference voltage is ramped-up from its present voltage to a higher voltage. Flow then proceeds to step 204.

[0014] FIG. 3 is a schematic diagram illustrating a circuit that dynamically controls a reference voltage. In FIG. 3, a resistive ladder network 302 provides numerous different voltages to an analog multiplexer (MUX) 304 via analog signal lines 310. One of these numerous different voltages is selected, according to the digital values on counter outputs 312, by MUX 304 and outputs a dynamically controlled reference voltage, VREF. Resistive ladder 302 may divide down the supply voltages or another reference voltage supplied to it to generate these different voltages.

[0015] Differential receiver 308 has two inputs, REF and PAD. The PAD input is connected to the input signal being received. The REF input is connected to the dynamically controlled reference voltage, VREF. If the voltage on REF is greater than PAD, then differential receiver 308 drives signal OUT to a logical "1". If the voltage on REF is less than PAD, then differential receiver 308 drives signal OUT to a logical "0".

[0016] Signal OUT also controls the direction of saturating binary counter 306. By saturating binary counter it is meant that the counter outputs 312 of counter 306 does not "rollover" from its lowest value to its highest value when counting down and

VREF. This process is reversed with counter outputs 312 counting down and VREF successively decreasing when PAD changes from a high voltage level to a low voltage level similar to one of the changes shown in FIG. 1.

[0020] As shown in FIG. 1, it would be typical for the highest voltage generated by resistive ladder 302 to be less than the expected long-term steady state high voltage on PAD. Likewise, it would be typical for the lowest voltage generated by resistive ladder 302 to be more than the expected long-term steady state low voltage on PAD. Finally, it would also be typical for CLK to be about $2N$ times faster than the fastest cycle time of the signal on PAD, where N is the number of inputs to MUX 304. This results in a typical transition time for VREF of about $1/2$ a bit-time of the input signal on PAD. Note that almost any combination of CLK frequency and number of inputs, N , could be chosen. Values even as large or larger than 1.5 times a bit time or as small or smaller than .25 a bit time may be desirable depending upon the characteristics of the input signal.

[0021] Although a specific embodiment of the invention has been described and illustrated, the invention is not to be limited to the specific forms or arrangements of parts so described and illustrated. The invention is limited only by the claims.